CEOInterviews.AI
Start App
Try: AI strategy tariffs earnings guidance layoffs interest rates growth

Austin Lyons

Co-host, Semi Doped; Founder of Chipstrat, Semi Doped

Search every verified Austin Lyons interview, podcast appearance, and on-the-record quote — each transcript cross-checked by AI and human review to confirm speaker identity. Austin Lyons, co-host of the Semiconductor podcast Semi Doped and founder of the Chipstrat analysis firm, has been active in industry discussions and media appearances over the past two months. He moderated a panel on the semiconductor industry outlook at the CASPA 2026 CEO Summit in Santa Clara, where he led analysts in a discussion on AI demand, supply chain constraints, and pricing power. On the podcast, Lyons and co-host Vik Sekar covered topics including microLEDs versus microVCSELs for AI interconnects, OpenAI's announced Jalapeño inference chip, ASML's move to High NA EUV lithography, Meta's cloud CPU allocations, and the debate over "pacing" AI development. He also interviewed executives from Microsoft, Synopsys, and Qualcomm about data center chip design, AI-assisted EDA tools, and high bandwidth compute architecture. Lyons has also appeared as a guest on other industry podcasts, including The Compute 100 and Tech Surge, where he discussed the shift toward system-level AI purchases, the conditions for the next trillion-dollar chip company, and his outlook on physical AI and disaggregated compute. His commentary has emphasized the importance of physical infrastructure bottlenecks in pacing AI development, the strategic role of supply chain relationships in semiconductor manufacturing, and the increasing value of inference workloads in the AI hardware market.

Recent appearances

  • Semiconductor Industry Outlook Panel | CASPA 2026 CEO Summit

    Panel discussion: Semiconductor Industry Outlook Panelists: • Stacy Rasgon — Managing Director, Bernstein • Dylan Patel — CEO, SemiAnalysis Moderator: Austin Lyons — Independent Analyst, Chipstrat Leading industry analysts discuss the AI demand cycle, the supply chain, advanced process and packaging, and where the semiconductor industry is heading next. CASPA 35th Annual Conference & Dinner Banquet — THE CEO SUMMIT Theme: Silicon, Systems, and Intelligence: Designing the Next Decade October 23–24, 2026 · Santa Clara, CA Chinese American Semiconductor Professional Association (CASPA), since…

    Read the verified transcript → Watch on YouTube ↗

  • RF Over Plastic Is a Third Option Between Copper and Optics: Point2's Sean Park

    A novel third option is emerging for data center interconnects between short-reach copper and power-hungry optics. Point2 CEO Sean Park joins Vik Sekar to explain his company's Active RF Cable (ARC) technology, which sends high-frequency radio signals over a flexible plastic waveguide. Park details how this approach targets the critical 5-10 meter "scale-up" problem for AI clusters, claiming significant advantages in cable density, power efficiency, and latency over existing solutions. This episode is presented by Crusoe. Crusoe's Serverless Fine-Tuning trains an open model like Llama, DeepSe…

    Read the verified transcript → Watch on YouTube ↗

  • MicroVCSELs vs MicroLEDs, a MicroExplainer

    Austin Lyons and Vik Sekar host a micro-explainer on the two competing micro-emitter technologies for AI interconnects: microLEDs and microVCSELs. They break down Credo's surprising pivot at OCP from its microLED acquisition to a microVCSEL product, revealing the core physics that give microVCSELs superior speed and reach. The episode establishes the technical reasons why the industry is converging on microVCSELs for the critical 5-50 meter gap in AI data centers. This episode is presented by Crusoe. Crusoe's Serverless Fine-Tuning trains an open model like Llama, DeepSeek, or GLM on your own…

    Read the verified transcript → Watch on YouTube ↗

  • AI Inference Is a Data Movement Problem: Microsoft's Saurabh Dighe on the Maia 300

    Microsoft's Maia 300 is a fully co-designed system, optimized to solve the memory-bound "data movement problem" of emerging agentic AI workloads. Saurabh Dighe, Corporate VP of Azure Hardware Systems at Microsoft, sits down with Austin to detail the architecture, from its TSMC N2P chiplet design enabling 18 TB/s of HBM4 memory bandwidth to its use of AI agents for automated kernel optimization. They discuss how this full-stack approach aims to maximize intelligence per watt and per dollar for Microsoft's planet-scale services. This episode is presented by @CrusoeAI. Crusoe's Serverless Fi…

    Read the verified transcript → Watch on YouTube ↗

  • Synopsys’ Amazon Deal and GPT-Synopsys: Ravi Subramanian

    The demand for workload-specific hardware is forcing a strategic shift in the semiconductor IP business. Synopsys's Ravi Subramanian joins Austin to discuss why the company is moving to a new royalty-based model for its custom "application optimized IP," starting with a billion-dollar deal with Amazon. Ravi also unpacks Synopsys's partnership with OpenAI and its vision for AI "agent engineers" that augment human designers, while explaining why physics-based simulation remains the ultimate ground truth. This episode is presented by Crusoe. Try Crusoe's managed inference for open models with $5…

    Read the verified transcript → Watch on YouTube ↗

  • The Compute 100: Austin Lyons, Analyst & Writer, Chipstrat

    Today's guest is Austin Lyons, the writer behind Chipstrat. Austin started his career as an engineer — graduate work in electrical engineering at the University of Illinois under semiconductor physicist Eric Pop, followed by time at Intel. From there, he made the shift to analysis and writing, building Chipstrat into one of the most widely-read independent newsletters covering semiconductors, optics, networking, and physical AI. Austin is one of those rare people who can actually read the silicon and explain the market. When people want to know what is really happening in the compute stack, A…

    Read the verified transcript → Watch on YouTube ↗

  • Every Muse User Gets 2 CPUs and 8GB in Meta's Cloud. Your Phone Already Has That

    The push to run AI agents on edge devices will not be driven by model labs or hardware vendors, but by service providers like Meta whose ad-based business models create a powerful financial incentive to offload massive cloud compute costs onto the user's own powerful-but-idle hardware. Austin Lyons and Vik Sekar break down why the failed "AI PC" push has given way to a new, economically-driven strategy for on-device AI. They discuss how Qualcomm's acquisition of Modular provides the key software layer and why the ultimate vision is an "ecosystem of you" where the device acts as a context-aware…

    Read the verified transcript → Watch on YouTube ↗

  • Qualcomm's Durga Malladi: HBC vs HBM, Dragonfly AI 250, and Winning on TCO

    Qualcomm re-entered the data center inference market late — competitive GPUs, XPUs, and custom accelerators are already out there. Durga Malladi (EVP/GM, Technology Planning, Edge & Data Center) explains why they didn't build another me-too accelerator and instead placed a differentiating technical bet: High Bandwidth Compute (HBC). The difference between HBC and HBM: HBM is stacked DRAM that shuttles data across wide buses to a separate accelerator — very high bandwidth, but expensive and power-hungry. HBC bonds stacked DRAM directly on top of a custom logic die using wafer-on-wafer techniqu…

    Read the verified transcript → Watch on YouTube ↗

  • Pacing AI Means More Compute, Not Less

    The debate over "pacing" AI for safety is a red herring, since more safety work doesn't slow things down; it increases demand for compute hardware. Austin Lyons and Vik Sekar unpack Dario Amodei's call to slow down frontier AI development, arguing that the true governors on AI are not voluntary agreements but physical data center bottlenecks and geopolitical realities. They conclude that the push for more safety and interpretability will ultimately drive more sales of both training (GPUs) and inference (XPUs) hardware. Today's sponsor is G2i — expert training data, evals, and RL environments…

    Read the verified transcript → Watch on YouTube ↗

  • Senior AI Analyst Exposes the Next $10 Trillion Monopoly in AI

    In this episode, host David Goldman speaks with semiconductor analyst Austin Lyons, who breaks down why AI buyers no longer shop for chips, they buy entire systems, and what that shift means for every startup trying to break into the space. The Creative Strategies analyst and author of the Chipstrat newsletter explains why Nvidia's rack-scale advantage is so hard to dislodge, why "circular financing" concerns around neoclouds may be overstated, and where the next trillion-dollar chip company is likely to emerge. In this conversation, Lyons joins Techsurge to unpack the move towards system sel…

    Read the verified transcript → Watch on YouTube ↗

  • TSMC Will Buy High NA After All: ASML's New 6x12-Inch Mask

    The emergence of user-friendly AI agents is creating massive new hardware demand, which in turn is forcing the semiconductor industry into a complex, multi-year transition to High NA EUV lithography and an entirely new 12-inch photomask standard. Austin Lyons and Vik Sekar unpack the physics and economics of ASML's move to High NA, explaining why it necessitates a shift from 6-inch to 6x12-inch masks and what this means for the timelines of TSMC, Intel, and Samsung. "This is where you have to get the whole supply chain coordinated around this. And this is why you really ultimately need ASML's…

    Read the verified transcript → Watch on YouTube ↗

  • OpenAI’s Jalapeño! Feeling Hot Hot Hot!

    Austin and Vik react to OpenAI's Jalapeño announcement at Hot Chips. Plus extra spicy questions like should OpenAI sell it, how much of this was AI-written RTL, and where is Anthropic's chip? Key Takeaways: The chip's core design philosophy is "dark silicon is cheaper than idle accelerators" — using one balanced chip and power-gating unused blocks is more efficient than a two-chip (e.g. GPU + LPU) solution. The unprecedented nine-month RTL-to-tapeout cycle was enabled by AI for EDA tools, serving as a wake-up call that small, expert teams can now develop Rubin-class chips in under a year.…

    Read the verified transcript → Watch on YouTube ↗

Verified interview transcripts

Notable quotes

“On the semiconductor side the biggest constraint, of course besides memory, is substrates. Substrates, PCB materials, substrate materials, all of these components were severely underinvested in. Much of the supply chains that create the materials in Japan, those firms are sort of a lot more conservative and unwilling to invest heavily in capacity. And so we've seen tremendous bottlenecks there in terms of what can be”

“In any buildout over the last few decades, we've always had the industry double order, triple order, and too much capacity get built out and supply chains are really bad at forecasting demand. This is a bit of self-moderation especially on the finance side. If we go back a year or two ago any cloud that wanted capital could pay a pretty high interest rate but they could get it. Now if you don't have really high-grade”

“The problem with these technologies is that they don't run at the speed of copper, which means to say 200 gigs per lane runs within a single rack today even bidirectionally. These technologies don't do that. So you you know microLEDs could probably run at 50 gig and microLEDs run at maybe 3 gig, you know. So they're much slower. So what you have to do is you have to convert the 200 gigs per lane that's coming out of ”

“The whole stir-up happened on the conference show floor where everybody's like, 'Oh, did you catch that talk by Bill Brennan?' And I was like, 'Oh, wait. I was watching the stuff over here.' But luckily, you know, the YouTube videos helped. I watched it immediately as soon as it was posted. So the whole thing was, the background is that for the longest time we've been thinking that microLEDs are going to be the way t”

“So, packaging used to be a fairly boring space and sort of like low value, low margin in that uh obviously if you like go way back in time, packaging was literally like taking discrete transistors and kind of like wiring to them together and then it was like taking discrete chips on a board and like printed circuit boards, you know, and just like big trace copper traces in between them. But nowadays we've moved into ”

“So, although there's like all the CPU deployments on the cloud and everybody's excited about the prospect of CPU, I'm like look, my phone is already my portal to the AI world. It's happening right now. It keeps buzzing about all the scheduled tasks I have. You're putting up stuff for sale. Everybody's happy. Things are getting done. You're making money. But then what's my CPU doing here? Nothing. So I'm like why don'”

Other executives at Semi Doped

The summary and quote tags on this profile are produced with AI assistance from verified, first-person interview transcripts, then checked by our team to confirm the speaker's identity and the accuracy of every quote. See how we verify →